

JS005298769A

United States Patent [19]

Omura et al.

[11] Patent Number:

5,298,769

[45] Date of Patent:

Mar. 29, 1994

[54] GTO THYRISTOR CAPABLE OF PREVENTING PARASITIC THYRISTORS FROM BEING GENERATED

[75] Inventors: Ichiro Omura, Yokohama; Mitsuhiko

Kitagawa, Tokyo, both of Japan

[73] Assignee: Kabushiki Kaisha Toshiba, Kawasaki,

Japan

[21] Appl. No.: 40,595

[22] Filed: Mar. 31, 1993

[30] Foreign Application Priority Data

Mar. 31, 1992 [JP] Japan 4-105674

[51] Int. Cl.⁵ H01L 29/74; H01L 27/02; H01L 29/10

[56] References Cited

U.S. PATENT DOCUMENTS

4,760,431	7/1988	Nakagawa et al	257/138
4,967,255	10/1990	Bauer et al	257/153
5,105,244	4/1992	Bauer	257/138
5,144,400	9/1992	Bauer	257/138

FOREIGN PATENT DOCUMENTS

61-58264 3/1986 Japan 257/138

OTHER PUBLICATIONS

Baliga, Proceedings of 1990 International Symposium on Power Semiconductor Devices & ICs, pp. 117-121. "The MOS-Gated Emitter Switched Thyristor".

Primary Examiner—Ngan Ngo
Attorney, Agent, or Firm—Oblon, Spivak, McClelland,
Maier & Neustadt

[57] ABSTRACT

A GTO thyristor includes a p-type emitter layer, an n-type base layer, a p-type base layer and an n-type emitter layer. An additional n-type layer is formed on the p-type base layer next to the n-type emitter layer An additional p+-type layer is formed on the additional n-type layer and stretches to the n-type emitter layer. An anode electrode and a cathode electrode are disposed respectively on the n-type emitter layer and the p-type base layer. The n-type emitter layer and the additional p+-type layer are connected with each other by a floating electrode. A first gate electrode is disposed on the additional p+-type layer, additional n-type layer and p-type base layer with an insulating film interposed therebetween so as to form a first FET. A second gate electrode is disposed on the n-type base layer, p-type base layer and n-type emitter layer with an insulating film interposed therebetween so as to form a second FET. A thyristor having such a configuration can effectively prevent a latched-up condition caused by parasitic transistors or thyristors to ensure turn off operations of the host thyristor.

16 Claims, 18 Drawing Sheets

